## Experiment SuperB at Cabibbo Lab.

L. Cappelli<sup>1,2</sup>, P. Creti<sup>3</sup>, F. Grancagnolo<sup>3</sup>, A. L'Erario<sup>3,4</sup>, A. Maffezzoli<sup>3,4</sup>, A. Pepino<sup>3</sup>, S. Rella<sup>3,4</sup>, G. Zavarise<sup>3,4</sup>.

<sup>1</sup>Istituto Nazionale di Fisica Nucleare, Laboratori Nazionali di Frascati, Italy

<sup>2</sup>Dip. di Ingegneria Elettrica e dell'Informazione, Università di Cassino e del Lazio Meridionale, Italy

<sup>3</sup>Istituto Nazionale di Fisica Nucleare, Sezione di Lecce, Italy

<sup>4</sup>Dipartimento di Ingegneria dell'Innovazione, Università del Salento, Italy

## 1. Introduction

The SuperB experiment [1] is an approved high luminosity flavour physics experiment that will perform detailed studies of the decays of B, D,  $\Upsilon$  mesons and  $\tau$  leptons with billions of events. Using these events it will be possible to start reconstructing the Lagrangian for any physics beyond the Standard Model that may be encountered, and precise tests of the Standard Model of particle physics. The experiment will be built at the newly created Cabibbo Laboratory in Tor Vergata (Rome).

The contribution of the Lecce group is concentrated on the implementation of the Cluster Counting/Timing methodology to the readout of the drift chamber of the SuperB apparatus.

The drift chamber (DCH) is the main tracking and momentum-measuring system. It provides precision momentum measurements, as well as good particle identification for low momentum tracks (those below DIRC threshold) and for tracks in the forward direction, outside the DIRC acceptance. The DCH design is based on the BABAR drift chamber, described in detail in the original BABAR detector publication [2].

## 2. Drift Chambers Fast Readout Cluster Counting/Timing algorithm implementation and test on a FPGA Board

A fast readout algorithm [3,4] for Cluster Counting and Timing purposes has been implemented and tested on a Virtex 6 core FPGA board. The algorithm analyzes and stores data coming from a Helium based drift tube instrumented by 1 Gsample/s ADC; the algorithm represents the outcome of balancing between efficiency and high speed performances, resulting in high efficiency peak data extraction on simulated signals as well as on experimental ones. A relative efficiency evaluation using commercial peak finder software (i.e. PeakFit) has been carried out too (shown in Fig.1). Based on last results, the developed algorithm (described in Fig.2) can be



Figure 1. Reconstructed peaks in a typical pulse (in the inset) generated by a m.i.p. in a drift tube, 8mm diameter,  $90\% He - 10\% iC_4 H_{10}$ , gas gain  $10^5$ , sampled with a 8GHz, 12GSa/s, 8bitoscilloscope. In these conditions, one expects of the order of 10 clusters total.



Figure 2. A brief description of the fast numeric algorithm developed for the FPGA.

adopted in order to build a VME electronic board that should serve, initially, at least 4 fADC channels and it can be used as on-line preprocessing stage for signals coming from the SuperB DCH.

## REFERENCES

- 1. SuperB A High-Luminosity Heavy Flavour Factory - Conceptual Design Report, INFN/AE - 07/2, SLAC-R-856, LAL 07-15 March, 2007. Available at http://www.pi.infn.it/SuperB/?q=CDR
- B. Aubert et al. [BABAR Collaboration], The BaBar detector, Nucl. Instr. Methods Phys. Res., Sect. A 479, 1 (2002).
- L. Cappelli, "Drift Chambers readout Electronics and Cluster Timing Algorithm for Mu2e Experiment at Fermilab". Tesi di Laurea Magistrale in Ingegneria Elettrica, Facoltà di Ingegneria, Università di Cassino, 2011.
- L. Cappelli, P. Creti and F. Grancagnolo, "A Cluster Timing Algorithm for drift chambers readout electronics", 4th IEEE International Workshop on Advances in Sensors and Interfaces (IWASI), Savelletri di Fasano, Italy, 28-29 June 2011.